Interrupts must be handled from multiple sources

We can control the wiring:

  • Series vs parallel CPU interfacing

16 max interrupts on our ST chip for the labs